I. INTRODUCTION
Ever since the invention of the transistor, the development of solid-state switches with increased power handling capability has been of interest in terms of expanding the application of these devices in systems. The development of a family of bipolar power devices in the 1960s can be related to this need t o serve systems demanding higher power levels. In this regard, the thyristors have been found to lend themselves very well t o scaling u p voltage and current ratings. A survey of the development of these devices indicates a good correlation between their power ratings and the availability of large diameter, high resistivity, floatzone, silicon. In general, the availability of thyristors with higher power ratings tracks two years behind the availability of improved silicon wafers due t o the time required t o introduce the new silicon technology into the device fabrication lines and complete their characterization.
The reliance of the power electronics industry upon the bipolar devices has been shaken by the introduction of a new power device technology i n the 1980s. This technology utilized MOS gate control t o create a new family of power deviceswhich can bedriven with extremelylow input power levels. In addition, with their inherently faster switching speed, these devices have created the opportunity t o increase the operating frequency i n power systems resulting in improvements in efficiency, size, and weight. I n addition, the ability t o integrate the control circuits for these devices and t o provide protection against adverse circuit conditions has revolutionized the way in which power systems are being built. This paper reviews the development of the MOS controlled device technology that has been a cornerstone for theintegrated powerelectronicsthrust in theindustry.After a brief historical perspective, the paper describes the two key technologies that are being utilized for all the applications, namely, the power MOSFETs and the MOS-bipolar devices. Followingthisdescription ofthedevices, thetrends in the evolution of the power ratings of these devices are provided including a projection of the market.
II. HISTORICAL PERSPECTIVE

A. Bipolar Devices
Although the focusof this paper istheMOS powerdevice technology, the status of bipolar power devices prior t o the introduction of these devices is worth reviewing in order to obtain a perspective upon the motivation for the development of the new technology. Bipolar power devices can be divided into two groups: the power thyristors and the power bipolar transistors. The thyristors are fabricated today with very large device area, and extremely high operating voltages have been achieved. Single devices fabricated from a 100-mm-diameter wafer of silicon are being manufactured with current handling capability of 1000 A and breakdown voltages of over6500V. Development effort is underway t o increase the wafer diameter to 125 m m and to scale u p the blocking voltage t o 10 000 V. These devices being used in high voltage dc (HVDC) transmission systems. At present, no other device technologycan match the performance of these devices and their application t o very high power systems is expected t o continue in the foreseeable future.
The bipolar power transistor and gate turn-off thyristor (GTO) have also been developed over the past 20 years t o serve the needs of the power electronics industry. Their primary advantages over the thyristors have been the superior switching speed and the ability t o interrupt current without reversal of the devicevoltage. These attributes have led to their application in higher frequency inverters which result in an increase in the efficiency and a reduction in the size of the snubber components [I] .
One of the primary difficulties with the application of the bipolar power transistor is a degradation in the gain of the device with increasing blocking voltage capability. Since the bipolar transistor i s fundamentally a current controlled device, a reduction in the gain results in larger control signals which must be delivered using expensive discrete circuits. The use of the Darlington configuration has greatly improved the performance of these devices. However, even in this case, typical devices with blocking voltages of 500 V exhibit current gains of 10 at high current levels with relatively high forward voltage drops in the on-state. Further, due to a limited safe-operating-area arising from current filamentation, these devices require snu bber circuits which can raise system cost in their applications.
B. Power MOSFETs
first high voltage devices were commercialized by Siliconix and International Rectifier in the early 1970s. The initial focus on theVMOS process was based upon the belief that the JFET pinch-off action between the p-base regions of adjacent cells in region A (see Fig. 2(a) ), through which the drain current must flow, would result in a significantly higher resistance for the DMOS devices compared with the VMOS devices. However, detailed modeling studies of breakdown voltage of these devices pointed out the existence of very high electric fields at the bottom t? of the Vgroove (see Fig. 2(b) ). This high field resulted in a significant reduction in the breakdown voltagecompared to the DMOS geometry for the same drift layer doping and thickness. Since the on-resistance of the power MOSFET increases as the 2.5 power of the breakdown voltage rating, the VMOS structure was found t o have a higher on-resistance than the DMOS structure for the same vbreakdown voltage [ 3 ] , [4] . Further, the V-groove process exposed the gate oxide to ionic contamination resulting in unstable device threshold voltages which compromised production yield and device reliability.
The introduction of DMOS power FETs was originally regarded as a major threat t o the power bipolar transistor. Initial claimsof infinitecurrentgain forthe power MOSFETs were diluted by the need t o design the gate drive circuit to account for the pulse currents required to charge and discharge the high input capacitance of these devices. This was especially true in high frequency applications where the power MOSFET was particularly valuable due to its inherently high switching speed (1 t groups were working on the development of vertical power MOSFETs. This effortwas motivated bythe improved breakdown voltages and higher current ratings that could be obtained by moving the drain from the top to the bottom of the wafer as shown in Fig. 2 1 ps for bipolar transistors). The high speed capability was the result of current transport occurring solely via majority carriers. This eliminated the large storage and fall times observed in bipolar transistors due t o minority carrier transport. The power MOSFETs were also found to exhibit superior safe-operating-area and output characteristics for paralleling when compared with the bipolar transistor. However, these merits of the power MOSFET were offset by a higher on-resistance per unit area and a much larger initial processing cost when compared to the bipolar transistor. In order to derive good characteristics, high resolution lithography with good registration between masking levels was crucial to power MOSFET fabrication and the yield was much lower than for bipolar transistors of the same size. Consequently, the high cost of power MOSFETs restricted their application t o high-frequencies circuits (such as those used in switch-mode power supplies), and to low-voltage ( < 100 V) circuits where their on-resistance reached acceptable values. With improvements made in process technology to obtain better yields and performance, the ratings of power MOSFETs have continued to grow over the last 10 years and their cost is now on par with bipolar transistors. At present, devices are available with breakdown voltages up to 1000 V at current levels of about 1 A and current handling capability of over 20 A at breakdown voltages below 100 V. The maximum pellet size that is in production today is about250 mils X 250 mils in size, although larger devices (300 mils x 300 mils) have been reported in the literature [5] . These largearea low-voltage devices are being developed for use as synchronous rectifiers which are very low forward drop diodes that are aimed at replacing the Schottky output rectifiers in low-voltage (<5 V) switching power supplies.
C. MOS-Bipolar Hybrid Devices
With the discovery that power MOSFETs were not in a strong position to displace the power bipolar transistor, many researchers began t o look at the possibility of combining these technologies t o achieve a hybrid device which has a high input impedance and a low on-resistance. The most obvious step in this direction was to simply drive the bipolar transistor with a power MOSFET in the Darlington configuration shown in Fig. 3(a) . This circuit element could be gated-on like a power MOSFET and yet have a lower onresistance than a MOSFET because most of the output current was handled by the bipolar transistor. One application for this configuration was in motor drives and processes to integrate these devices together on a monolithic chip were developed [6]. The drawback of this approach was, again, the poor performance of the power bipolar transistor. The low current gain (typically I O ) of high voltage bipolar transistors made it essential t o use a high-voltage MOSFET of equal size as a driver. In addition, the usual reverse base drive current applied t o the bipolar transistor during turnoff could not be used without the addition of another expensive power MOSFETas illustrated i n Fig. 3(b) . It is also worth pointing out that this hybrid approach could only result in an average current density which was in-between that obtainable for the power MOSFET and bipolar transistors, while requiring process technology that must optimize the performance of both devices simultaneously
An alternative hybrid approach t o obtaining an MOS high input impedance device configuration with a high forward conduction current density was developed at the GE Research Center by Baliga in the late 1970s. In this approach, the power field controlled thyristor was used as the main current carrying high voltage device as illustrated in Fig. 4 and a power MOSFET was used to control the output current [8] .Thefield controlled thyristor isadevicewhich operates like a p-i-n diode in its forward conduction mode. This results in avery high on-statecurrent densityforthis device compared with the bipolar transistor even at high breakdown voltages. Before the development of this gating scheme, shown in Fig. 4 , it had been necessary t o apply a negative voltage t o the gate of the FCT to hold it in the offstate and t o provide large gate current pulses to achieve high speed turn-off [9] . These problems were eliminated by thecircuitshown in Fig. 4withtheuseofalowvoltagepower 
D. MOS-Bipolar Functional Integration
To obtain the maximum benefits of the MOS gate control and bipolar current conduction, it was necessary t o discard the approach of using separate discrete power MOSFETs and bipolar devices and t o conceptualize the merging of the physics within the unit cell structure. The first dem- I n these devices, an MOS gate structurewas used to trigger the latch-up of a four-layer thyristor structure t o obtain devices with much superior di/dt and dv/dt capability cornpared with conventional thyristors. These deviceswere later commercialized by Motorola for providing a protective crowbar function [12]. The widespread application of the devices was limited by the loss of gate control after turnon, which made these devices unacceptable as replacements for bipolar transistors. In the early work on MOSgated thyristors by Baliga at GE and Plummer at Stanford, it had been observed that gate controlled current flow could be observed at low current levels prior t o the initiation of the latch-up of the thyristor. To create a truly MOS-controlled bipolar device it was necessary t o extend this gate controlled regime t o high current levels.
It took a conceptual breakthrough in the early 1980s t o realize that the parasitic thyristor inherent i n the above structure could be defeated by adequate emitter shorting, as illustrated in [13]. [15] . The ability to incorporate this Pf region into a power MOSFET production process with a minimum of process modifications allowed device development and transition into production to occur rapidly. The first devices (IGT(A) in Fig. 6 ) exhibited excellent characteristics with forward conduction current densities of twenty times higher than for MOSFETs, and five times greater than for a bipolar transistor operating at a current gain of IO. These results demonstrated the value of functionallyintegratingthephysicsofan MOS structureforcontrolling the current and bipolar physics for conducting the current. However, the introduction of minority carriers for current transport resulted in a slow switching speed. The first IGTs had forced gate turn-off times of 10 to 20 ps. This relatively slow switching speed would have restricted the application of these devices to circuits operating at low frequencies such as directly off the ac power line. In order to use the device for a wider range of applications, including motor drives, it became necessary to develop a lifetime control processwith which theturn-off speed could be reduced without degrading the MOS gate structure. This was achieved by using an electron irradiation process [I61 originally developed for controlling the speed of p-i-n rectifiers [17] . This process created the abilityto control the switching speed of the IGT in the range of turn-off times from 0.2 to 20 ps, which made the IGT a unique and versatile device which could be optimized to achieve the lowest combination of conduction and switching power losses for each application depending upon the operating frequency [18] .
With the advent of these devices, the bipolar transistor is seriously threatened with replacement. The high operatingcurrentdensityofthe IGTmorethanoffsetstheslightly higher cost of MOS fabrication. Its advantages of a much lower gate drive power which can be derived from low cost [21] make it an ideal choice for high voltage ( > 100 V), lower frequency ( < 50 kHz) applications. Since the power MOSFET offers significantly superior performance compared to the bipolar transistor at breakdown voltages of less than 100 V and at frequencies above 50 kHz, it is predicted that the power bipolar transistor is likely to be completely replaced with power MOS devices in the near future.
Ill. POWER MOSFET TECHNOLOGY
A. Power MOSFET Operation
The basic vertical DMOS structure is illustrated in Fig. 7 .
The device contains two important regions-the N-drift region that supports the high voltage, and the channel region which controls the on/off-state of the device. When the gate is connected to the source, the device blocks current flow for positive drain voltages. The P-N junction (/I) becomes reversed biased and adepletion layer extends into theN-drift region.The resistivityand thicknessof this region determine the breakdown voltage. When a positive gate bias is applied, an n-channel (inversion layer) is formed at the surface of the P-base region. This allows electron transport from the N+ emitter to the N+ drain (substrate). Since increasing the gate voltage enhances the channel conduc- tivity, the device current increases with increasing gate voltage as illustrated on the right-hand side in Fig. 7 .
B. Power MOSFET On-Resistance
The maximum current handling capability of the power MOSFET is determined by i t s on-resistance. The on-resistance is defined as the resistance of the device at low drain currents. It is primarilydetermined by acombination of the resistances of the channel and drift region. Other components that can impact the device are the contact and substrate resistances.
The channel and drift region resistance are in turn determined by the DMOS cell design. The cell design consists of many variables: 1) cell topology (circular, hexagonal, square, linear, etc.); 2) the polysilicon width; 3) the polysilicon window; 4) the channel length (determined by the difference in lateral diffusion between the P-base and the N + emitter); 5) gate oxide thickness; and 6) the gate drive voltage. Thedetailed design of the DMOS cell is beyond the scope of this paper and has been treated in depth elsewhere [4], [22] . An example of the impact of changing the polysilicon width upon the specific on-resistance (i.e., onresistance per unit area) is provided in Fig. 8 for the case ofasquarecelldesign. I n thisfigure,theimpactofchanging the cell window size is also shown. It is apparent that the on-resistance can be greatly reduced by decreasing the cell window size.
The minimum cell window size is determined by the device process technology, particularly the lithographic tolerances used in fabricating the cell structure. Over the years, there has been a continual advancement i n this area resulting in the ability t o reduce the cell size while maintaining a reasonable yield. The progressive decrease in cell size i s illustrated in Fig. 9 . At the start of this decade, the minimum cell size was about 50 microns. This corresponds to the upper curves i n Fig. 8 which represent an optimum cell design with a cell window of 25 to 35 microns and a polysilicon width of 20 t o 25 microns. With improvements in process technology (such as projection printing, better step coverage, dry etching, etc.), the minimum DMOS cell size has now been reduced to 20 microns (see Fig. 9 ). This corresponds to the lower curves in Fig. 8 . As a consequence of this, the minimum specific on-resistance achievable for a 50-V DMOSFET has been reduced from about 7 milliohmcm2 t o 1.7 milliohm-crn2 as illustrated in Fig. IO . Simultaneously, the yield of larger chips has been improving and the largest power MOSFET chips that are manufacturable Fig. 9 . Trends in DMOS cell size reduction and increase in maximum chip size in production. The minimum cell size is determined by process technology.The maximum die size is determined by defect densities which control yield. The UMOS data point represents a new technology that i s not as yet in production in 1988.
POWER MOSFET
BREAKDOWN VOLTAGE = 50 VOLTS Advances in specific on-resistance (experimental data) for power MOSFETs with various voltage ratings compared with the ideal silicon unipolar device limit. Progress in fabrication technology from 1981 to 1986 has resulted in a downward shift in this relationship, with larger improvements being achieved at lowervoltage ratingswherealarger room for improvement continues to exist. the ideal on-resistance limit for silicon i s also provided because it defines the limit for this technology. An important conclusion that can be derived from this figure is that there i s stili large room for improvement of the specific onresistance especially for the low voltage devices. 1) UMOSFET Structure: The above discussion was confined to the DMOS cell structure. Some inherent disadvantages of that structure are the parasitic resistance of the region between the P-base diffusions (often called the JFET region) and the low channel density (channel width per cm2 of active area). A big improvement in on-resistance can be obtained by usingthe UMOSFETstructure illustrated in Fig.  13[24] , [25] . This structure is fabricated byformingvertically walled trenches which are refilled with the polysilicon gate after formation of the gate oxide. With this structure, the JFET region is eliminated. Further, a much smaller cell size can be achieved which results i n an increase in the channel density.
The impact of the UMOSFETstructure is illustrated in Figs. 9and 10. Byusingacell sizeof 6microns, aspecificon-resistance of 1 miiliohm-cm2 has been achieved [25] . Although this technology i s i n a development phase and no commercial devices are as yet available, it represents an important innovation that could drive the power ratings upwards i n the future. 
IV. POWER MOS-BIPOLAR TECHNOLOGY
Although power MOSFETs offer the advantage of a low control current, the sharp increase i n their on-resistance with increasing voltage (see Fig. 12 ) results in poor power handling capability compared with the bipolar transistor.
The impact of the power MOSFET is strongest i n systems operating at below 100 V. A prime example of this is automotiveelectronics. To impact higher voltagesystems,a new classof power devices based upon acombination of bipolar and MOS physics has been developed. The most mature example among these devices i s the insulated-gate-transistor (IGT) [131.
This device can be fabricated by starting with a p+ substrate and then growing the n-type drift layer on it. The DMOS gate structure is then formed on this drift layer by using a process similar t o that described for power MOSFETs. Since this device contains two back-to-back high voltage junctions /I and /2 (see Fig. 141 , it is capable of symmetrical forward and reverse blocking capability. The forward blocking is achieved at junction /I when the gate electrode is shorted t o the emitter contact. To turn on the devices, a positive gate voltage must be applied t o form an n-type channel at the surfaceof the p-base region underthe gate. This channel then links the n + emitter t o the n-drift layer as in the case of the power MOSFET. However, in the ICT, the positive bias o n the collector causes the p + region to inject a high concentration of mbnority carriers into the n-drift region which severely reduces its resistance. Thus, in the on-state, the IGT behaves like a forward biased p-i-n rectifier and is capable of operating at high current densities equivalent to that of the GTO. At the same time, the current in the IGT can be controlled using the applied gate bias voltage. This feature of the IGT not only allows gate turn-off capability but is useful for limiting the collector current. Thus, the IGTexhibits the best featureof the power MOSFET, namely, voltage controlled operation with very high input impedance, as well as the best feature of bipolar devices, namely, high forward conduction current density. It has also been found that the on-state voltage drop of the IGT increases with increasing temperature [21] . This allows paralleling of these devices and ensures good current distribution within each device.
One of the outcomes of bipolar operation in the IGT is a reduced switching speed compared with the power MOS-FET. The first IGT devices were reported t o have a typical forced gate turn-off time ranging from 10 t o 50 ps. This feature would have limited the IGT t o very low frequency circuits. However, by using minority carrier lifetime control techniques, IGTs with gate turn-off times as low as 0.25 ps have been fabricated [16] .
A comparison of the IGT forward conduction characteristics with the bipolar transistor and power MOSFET is provided in Fig. 6 . The three IGTcurves represent devices with different switching speeds [16] . From Fig. 6 , it can be concluded that for high-voltage low-frequency applications, the IGT offers the advantages of a high input impedance and a chip size that is an order of magnitude smaller than the MOSFET. This advantage of the IGT has been found to be applicable for frequencies as high as 50 kHz. Since the process technologyfor IGTs closely parallels that for power MOSFET, the ability t o increase the power handling capability per cm2 has had a dramatic impact on the availability of power MOS gated chips with higher power ratings.
This ability t o tailor the IGT characteristics over a broad range of frequencies t o optimize its characteristics is another important feature of the device. Further due t o the strong modulation of the n-drift layer resistance, the IGT current density varies relatively slowly as the square root of the blocking voltage capability [26] . This makes it an attractive device for high voltage applications. The combination of high input impedance and high conduction current density i n the IGT makes it a superior power device in many circuits where bipolar transistors have been used in the past. Consequently, the IGTcan beexpected todisplace the bipolar transistor in many of its applications. Power MOS-IGTs with continuous current ratings of 10 and 25 A at a blockingvoltagecapabilityof up to1200V havealready become available. A rapid growth i n both the current and voltage ratings of these devices is anticipated. 
A. MOS Turn-off Thyristor
The MOS turn-off thyristor differs from the MOS gated thyristor described earlier in its ability t o both turn on and turn off the current by using a signal applied t o an MOS gate. These devices do not exhibit the fully gate controlled output characteristics that are exhibited bythe bipolar transistor, power MOSFET, and IGT. Instead, they can be regeneratively turned on with the S-type negative resistance characteristic of thyristors and can be turned off like a gate turn-off (GTO) thyristor without the need to reverse the anode voltage. I n comparison t o a GTO, these devices have the advantage of a high input impedance MOS gate.
BALICA: MOS-BIPOLAR POWER SEMICONDUCTOR TECHNOLOGY
In comparison with the IGT, they can operate at an even higher forward conduction current density.
The basic structure of an MOS turn-off thyristor is shown in Fig. 15(a) and itsequivalent circuit is provided in Fig. 15(b) . The device consists of an FET structure integrated into the conventional P-N-P-N thyristor structure in such a manner that the emitter-base junction of the upper N-P-N transistor can be short-circuited by the application of a gate voltage to the FET. In the absence of the gate voltage, the device can be switched on either like a conventional thyristor or by utilizing the MOS gate as described before for the MOS gated thyristor. The current flow in the on-state occurs through the two coupled transistors as indicated by the arrow in Fig. 15(a) . As a result of the strong injection of minority carriers into the N-drift region, its resistance becomes verysmall duringcurrent flow. In theon-state, the forward conduction characteristics approach those of a conventional thyristor, and these devices can operate at even (two to five times) greater current densities than an IGT as shown i n Fig. 16 . To achieve forced gate turn-off, the p-channel FETwithin the device structure, which forms an active short circuit between the N+-cathode and P-base regions, is turned on. Holes that enter the P-base now have an alternate path to the cathode contact: that is, they can bypass the N+-P junction of the upper N-P-N transistor. To accomplish forced 10,000 gate turn-off, the resistance in the hole current path must be so low that, when all the hole current is diverted to the p-channel FET,theforward biasof the N+-Pjunction remains below 0.7V. Computer modeling indicates that turn-off can be accomplished at very high current densities (>2000 A/cm2) with proper cell design [27] . Since the mobility for electrons is higher than that for holes in silicon, the complementary structure with an n-channel turn-off FET is expected to exhibit even higher turn-off current density.
Experimental demonstration of theoperation of the MOS turn-off thyristor concept has been obtained on rudimentary n-channel devices fabricated with only small active areas. It has been found that, for a single-cell device with an active area of 20 x 20 pm, a current density of 6000 A/cm2 can be turned off at 25°C and at low anode voltages for a resistive load by using a gate drive of 60 V. The maximum turn-off current density decreases to 2000 A/cm2 for a more practical gate drive of 15 V. This indicates that the channel resistance is an important limitation to the turn-off process. A bigger problem that has been encountered is the severe reduction in the turn-off current density with an increasing number of cells. This phenomenon is believed to be due to nonuniform distribution of current during device turn-off. This factor, coupled with the additional derating of the maximum turn-off current density at high anode voltages [28] under inductive loads and at elevated temperatures, makes the MOS turn-off thyristor current handling capability too poor for circuit applications at the present time. It is also worth pointing out that the re-generative turn-on of these devices does not make them suitable as a substitute for the bipolar transistor, power MOSFET, or the IGT. The MOS turn-off thyristor is more suitable for circuits where GTOs are presently being applied.
V. TRENDS
Since the penetration of power MOS technology into an electronicsystem isdependent upon theavailabilityof chips with higher power handling capability, it is interesting t o trackthegrowth in power ratingsovertheyears. I n theearly 1980s, the only power MOS technology that was available was the MOSFET technology. As discussed earlier, the power handling capability of these devices is dependent upon the ability t o reduce the specific on-resistance and t o increasethe maximum diesize. From thedatashown in Figs. 9 and IO, it can be concluded that: a) the power MOS chip area is doublingeverytwo years, b) the specific on-resistance of power MOSFETs is decreasing by a factor of 1.4 every two years, and c) the power MOSFET on-resistance is decreasing by a factor of 3 every two years.
These trends are expected t o continue. The cumulative impact of these developments upon the power handling capability of power MOSFETs is shown i n Fig. 17 [29] . The power ratings have grown from 500 W in 1980 to 2500 W i n 1987. The impact of the introduction of the IGT in 1983 can also be clearly seen in this figure. The power handling capability jumped by a factor of 5 at that time. Today, IGTs are available with ratings of 1200 V and 100 A. The IGT ratings are, therefore, growing at a much faster pace than for power MOSFETs. This is a direct consequence of the ease with which IGT voltage ratings can be increased compared with a power MOSFET. I n the IGT, the current handling capability per unit area decreases as the square root of thevoltage rating compared with a reduction proportional t o the 2.5 power of the voltage for the power MOSFET [26] . Based upon the data in Fig. 17 , the IGT ratings can be projected to grow by a factor of 3.4 every two years. This is twice as fast as the rate of increase in power MOSFET ratings. The innovations made in power structures that have led t o the observed rapid growth i n power ratings are expected t o continue. Another MOS-bipolar device that holds great promise i s the MOS gated thyristor. The first MOS gated thyristors were reported in 1979 [IO]. These devices had the advantages of an MOS controlled turn-on with improved di/dt and dv/dt capability. More recently, the concept has been extended t o achieve MOS gated turn-off [27], [28] .
These devices operate like thyristors in the on-state. This results in even superior modulation of the drift layer resistance as compared with the IGT. An increase i n power handling capability per unit chip area by a factor of 2 t o 3 over the IGT can be projected as illustrated in Fig. 16 . The commercial introduction of these devices in the future can be expected t o result i n another boost t o the power handling capability of the power MOS technology.
As the ratings of power MOS devices continue to grow and approach that of a larger and larger segment of the bipolar transistor ratings, a continual erosion of the bipolar transistor market can be foreseen. It has been projected market share for power MOS transistors represents about 10 percent of the total transistor market. However, by the mid-1990s, the power MOS transistor segment grow to over 80 percent of the total market and the power MOS transistor technology is expected t o become the dominant disCrete device technology for the 1990s.
